

PATENT COOPERATION TREATY

From the INTERNATIONAL SEARCHING AUTHORITY

PCT

To: LARRY E. HENNNEMAN JR.
HENNEMAN & ASSOCIATES, PLC
714 W. MICHIGAN AVE.
THREE RIVERS, MI 49093

NOTIFICATION OF TRANSMITTAL OF
THE INTERNATIONAL SEARCH REPORT AND
THE WRITTEN OPINION OF THE INTERNATIONAL
SEARCHING AUTHORITY, OR THE DECLARATION

(PCT Rule 44.1)

Date of mailing
(day/month/year)

10 NOV 2008

Applicant's or agent's file reference
0057-026P1PCT

FOR FURTHER ACTION See paragraphs 1 and 4 below

International application No.
PCT/US 07/04082

International filing date
(day/month/year) 16 February 2007 (16.02.2007)

Applicant TECHNOLOGY PROPERTIES LIMITED

1. ☒ The applicant is hereby notified that the international search report and the written opinion of the International Searching Authority have been established and are transmitted herewith.

Filing of amendments and statement under Article 19:

The applicant is entitled, if he so wishes, to amend the claims of the international application (see Rule 46):

When? The time limit for filing such amendments is normally two months from the date of transmittal of the international search report.

Where? Directly to the International Bureau of WIPO, 34 chemin des Colombettes
1211 Geneva 20, Switzerland, Facsimile No.: +41 22 740 14 35

For more detailed instructions, see the notes on the accompanying sheet.

2. ☐ The applicant is hereby notified that no international search report will be established and that the declaration under Article 17(2)(a) to that effect and the written opinion of the International Searching Authority are transmitted herewith.

3. ☐ **With regard to the protest** against payment of (an) additional fee(s) under Rule 40.2, the applicant is notified that:

☐ the protest together with the decision thereon has been transmitted to the International Bureau together with the applicant's request to forward the texts of both the protest and the decision thereon to the designated Offices.

☐ no decision has been made yet on the protest; the applicant will be notified as soon as a decision is made.

4. Reminders

Shortly after the expiration of **18 months** from the priority date, the international application will be published by the International Bureau. If the applicant wishes to avoid or postpone publication, a notice of withdrawal of the international application, or of the priority claim, must reach the International Bureau as provided in Rules 90bis.1 and 90bis.3, respectively, before the completion of the technical preparations for international publication.

The applicant may submit comments on an informal basis on the written opinion of the International Searching Authority to the International Bureau. The International Bureau will send a copy of such comments to all designated Offices unless an international preliminary examination report has been or is to be established. These comments would also be made available to the public but not before the expiration of 30 months from the priority date.


Within **19 months** from the priority date, but only in respect of some designated Offices, a demand for international preliminary examination must be filed if the applicant wishes to postpone the entry into the national phase **until 30 months** from the priority date (in some Offices even later); otherwise, the applicant must, **within 20 months** from the priority date, perform the prescribed acts for entry into the national phase before those designated Offices.

In respect of other designated Offices, the time limit of **30 months** (or later) will apply even if no demand is filed within 19 months.

See the Annex to Form PCT/IB/301 and, for details about the applicable time limits, Office by Office, see the *PCT Applicant's Guide*, Volume II, National Chapters and the WIPO Internet site.

Name and mailing address of the ISA/US
Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450
Facsimile No. 571-273-3201

Authorized officer


Lee W. Young

PCT Helpdesk: 571-272-4300
PCT OSP: 571-272-7774

PATENT COOPERATION TREATY

PCT

INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference 0057-026P1PCT	FOR FURTHER ACTION	see Form PCT/ISA/220 as well as, where applicable, item 5 below.
International application No. PCT/US 07/04082	International filing date (day/month/year) 16 February 2007 (16.02.2007)	(Earliest) Priority Date (day/month/year) 16 February 2006 (16.02.2006)
Applicant TECHNOLOGY PROPERTIES LIMITED		

This international search report has been prepared by this International Searching Authority and is transmitted to the applicant according to Article 18. A copy is being transmitted to the International Bureau.

This international search report consists of a total of 2 sheets.

☐ It is also accompanied by a copy of each prior art document cited in this report.

1. Basis of the report

a. With regard to the **language**, the international search was carried out on the basis of:

☒ the international application in the language in which it was filed.

☐ a translation of the international application into _____ which is the language of a translation furnished for the purposes of international search (Rules 12.3(a) and 23.1(b)).

b. ☐ This international search report has been established taking into account the **rectification of an obvious mistake** authorized by or notified to this Authority under Rule 91 (Rule 43.6bis(a)).

c. ☐ With regard to any **nucleotide and/or amino acid sequence** disclosed in the international application, see Box No. I.

2. ☐ **Certain claims were found unsearchable** (see Box No. II).

3. ☐ **Unity of invention is lacking** (see Box No. III).

4. With regard to the **title**,

☒ the text is approved as submitted by the applicant.

☐ the text has been established by this Authority to read as follows:

5. With regard to the **abstract**,

☒ the text is approved as submitted by the applicant.

☐ the text has been established, according to Rule 38.2(b), by this Authority as it appears in Box No. IV. The applicant may, within one month from the date of mailing of this international search report, submit comments to this Authority.

6. With regard to the **drawings**,

a. the figure of the **drawings** to be published with the abstract is Figure No. 3

☐ as suggested by the applicant.

☐ as selected by this Authority, because the applicant failed to suggest a figure.

☒ as selected by this Authority, because this figure better characterizes the invention.

b. ☐ none of the figures is to be published with the abstract.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 07/04082

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - G06F 9/46 (2008.04)

USPC - 718/100

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8): G06F 9/46 (2008.04)

USPC: 718/100

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
USPC: 718/1; 711/119,122,140,168

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

PubWEST (PGPB,USPT,EPAB,JPAB); Google Scholar

Search Terms: array, processor, multiprocessor, cpu, computer, node, core, asynchronous, read, write, paus, poll, suspend, input, single, chip, die, communication, output, I/O, register, port, status, bit, check, monitor, data, bus, databus, pin, printer, camera, ink

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005/0114565 A1 (Gonzalez et al.) 26 May 2005 (26.05.2005), entire document, especially Fig. 1-4, 6 and 9, para [0010], [0013], [0034]-[0036], [0039], [0041], [0043]-[0044], [0048]-[0052], [0056]-[0060], [0068]-[0072], [0085] and [0090]	1-38
A	US 2003/0217242 A1 (Wybenga et al.) 20 November 2003 (20.11.2003)	1-38
A	US 2002/0010844 A1 (Noel et al.) 24 January 2002 (24.01.2002)	1-38

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

27 October 2008 (27.10.2008)

Date of mailing of the international search report

10 NOV 2008

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300

PCT OSP: 571-272-7774

PATENT COOPERATION TREATY

From the
INTERNATIONAL SEARCHING AUTHORITY

PCT

WRITTEN OPINION OF THE
INTERNATIONAL SEARCHING AUTHORITY

(PCT Rule 43bis.1)

To: LARRY E. HENNNEMAN JR.
HENNEMAN & ASSOCIATES, PLC
714 W. MICHIGAN AVE.
THREE RIVERS, MI 49093

Date of mailing
(day/month/year)

10 NOV 2008

Applicant's or agent's file reference
0057-026P1PCT

FOR FURTHER ACTION

See paragraph 2 below

International application No.

PCT/US 07/04082

International filing date (day/month/year)

16 February 2007 (16.02.2007)

Priority date (day/month/year)

16 February 2006 (16.02.2006)

International Patent Classification (IPC) or both national classification and IPC
IPC(8) - G06F 9/46 (2008.04)
USPC - 718/100

Applicant **TECHNOLOGY PROPERTIES LIMITED**

1. This opinion contains indications relating to the following items:

- ☒ Box No. I Basis of the opinion
- ☐ Box No. II Priority
- ☐ Box No. III Non-establishment of opinion with regard to novelty, inventive step and industrial applicability
- ☐ Box No. IV Lack of unity of invention
- ☒ Box No. V Reasoned statement under Rule 43bis. 1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement
- ☐ Box No. VI Certain documents cited
- ☐ Box No. VII Certain defects in the international application
- ☐ Box No. VIII Certain observations on the international application

2. FURTHER ACTION

If a demand for international preliminary examination is made, this opinion will be considered to be a written opinion of the International Preliminary Examining Authority ("IPEA") except that this does not apply where the applicant chooses an Authority other than this one to be the IPEA and the chosen IPEA has notified the International Bureau under Rule 66.1bis(b) that written opinions of this International Searching Authority will not be so considered.

If this opinion is, as provided above, considered to be a written opinion of the IPEA, the applicant is invited to submit to the IPEA a written reply together, where appropriate, with amendments, before the expiration of 3 months from the date of mailing of Form PCT/ISA/220 or before the expiration of 22 months from the priority date, whichever expires later.

For further options, see Form PCT/ISA/220.

3. For further details, see notes to Form PCT/ISA/220.

Name and mailing address of the ISA/US
Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450
Facsimile No. 571-273-3201

Date of completion of this opinion

29 October 2008 (29.10.2008)

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300
PCT OSP: 571-272-7774

WRITTEN OPINION OF THE
INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 07/04082

Box No. I Basis of this opinion

1. With regard to the **language**, this opinion has been established on the basis of:

☒

the international application in the language in which it was filed.

☐

a translation of the international application into _____ which is the language of a translation furnished for the purposes of international search (Rules 12.3(a) and 23.1(b)).

2. ☐ This opinion has been established taking into account the **rectification of an obvious mistake** authorized by or notified to this Authority under Rule 91 (Rule 43*bis*.1(a))

3. With regard to any **nucleotide and/or amino acid sequence** disclosed in the international application, this opinion has been established on the basis of:

a. type of material

☐

a sequence listing

☐

table(s) related to the sequence listing

b. format of material

☐

on paper

☐

in electronic form

c. time of filing/furnishing

☐

contained in the international application as filed

☐

filed together with the international application in electronic form

☐

furnished subsequently to this Authority for the purposes of search

4. ☐ In addition, in the case that more than one version or copy of a sequence listing and/or table(s) relating thereto has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.

5. Additional comments:

**WRITTEN OPINION OF THE
INTERNATIONAL SEARCHING AUTHORITY**

International application No.

PCT/US 07/04082

Box No. V Reasoned statement under Rule 43bis.1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. Statement

Novelty (N)	Claims	none	YES
	Claims	1-38	NO
Inventive step (IS)	Claims	none	YES
	Claims	1-38	NO
Industrial applicability (IA)	Claims	1-38	YES
	Claims	none	NO

2. Citations and explanations:

Claims 1-38 lack novelty under PCT Article 33(2) as being anticipated by US 2005/0114565 A1 to Gonzalez et al. (hereinafter, 'Gonzalez').

Regarding claim 1, Gonzalez teaches a method for communicating between a plurality of computer processors, comprising: providing a first processor; providing a second processor (Fig. 1, para [0010]); and sending an input from said first processor to said second processor, wherein said sending does not cause an interrupt in processing functions of said second processor (information is communicated by message-passing among arrayed processor nodes, para [0060]).

Regarding claim 2, Gonzalez teaches wherein: said input comprises a write function from said first processor to said second processor (passing data by writing to a memory mapped interface, Fig. 2, para [0043]).

Regarding claim 3, Gonzalez teaches wherein: each of said plurality of processors comprises a plurality of communication ports (processor network interface 240 is a communication interface, Fig. 2, para [0041]).

Regarding claim 4, Gonzalez teaches wherein: each of said plurality of processors further comprises an input/output (I/O) register (processor network interface 240 passes data to or from a memory mapped interface to read or write, para [0043]).

Regarding claim 5, Gonzalez teaches wherein: each of said input/output (I/O) registers comprises read and write status bits (standard I/O communication signals are communication signals that conform to commonly accepted industry or company standards, protocols, conventions, technology, or circuitry, Fig. 9, para [0085]).

Regarding claim 6, Gonzalez teaches further comprising: a step of checking the status of said read and write status bits (standard I/O interface 914 is an interface configured to handle standard I/O communication signals between chips or devices, Fig. 9, para [0085]).

Regarding claim 7, Gonzalez teaches wherein: said plurality of processors comprises an array of processors provided on a die (the array of processor nodes 140 is implemented as a multiprocessor system-on-a-chip, Fig. 1, para [0035]).

Regarding claim 8, Gonzalez teaches wherein: said sending is provided via a data bus between said first processor and said second processor (processor network switch 154 is coupled to neighboring processor network switches in other processor nodes, Fig. 1, para [0036]).

Regarding claim 9, Gonzalez teaches wherein: said array of processors comprises at least one interior processor with four adjacent neighboring processors (the array of processor nodes 140 is a four by four array of processor nodes 150, Fig. 1, para [0034]).

Regarding claim 10, Gonzalez teaches wherein: said array of processors comprises at least one processor situated on the perimeter of said array, and wherein said at least one processor further comprises a connection to an input/output (I/O) pin and further comprises an input/output (I/O) status bit (processors on the edges of the array may have links to processors and links to standard I/O devices, Fig. 1, para [0090], select between the input/output interface and the inter-processor interface based on a pin on the integrated circuit, para [0013]).

Regarding claim 11, Gonzalez teaches a method of sharing processing tasks between a plurality of processors, comprising: providing a first processor; providing a second processor (Fig. 1, para [0010]); providing a communication port between said first processor and said second processor (processor network interface 240 is a communication interface, Fig. 2, para [0041]); sending an input from said first processor to said second processor; and receiving said input by said second processor from said first processor, wherein said sending does not interrupt the processing functions of said second processor (information is communicated by message-passing among arrayed processor nodes, para [0060]).

Regarding claim 12, Gonzalez teaches wherein: said sending occurs when said second processor is executing a task (relationship among processes. Channels 640, 642 and 644 are shown for channelling data into and out from the processes underlying the kernels. The channels carry the results of each processor node, which is communicated to the next computational kernel for additional processing, Fig. 6, para [0068]).

- Please See Continuation Sheet -

WRITTEN OPINION OF THE
INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 07/04082

Supplemental Box

In case the space in any of the preceding boxes is not sufficient.

Continuation of:
Box V.2. Citations and explanations:

Regarding claim 13, Gonzalez teaches wherein: said receiving is completed when said second processor temporarily pauses said executing and accepts said sending from said first processor (parent process updates input data for child process. When wait flag is cleared to zero, child process wakes up, Fig. 6, para [0072]).

Regarding claim 14, Gonzalez teaches wherein: said sending an input from said first processor further comprises setting an input flag bit high (wait flag is set, para [0072]).

Regarding claim 15, Gonzalez teaches wherein: responding to said received input by said second processor comprises executing code of said received input directly from said port (child process wakes up and starts executing their code, Fig. 6, para [0072]).

Regarding claim 16, Gonzalez teaches wherein: said executing code directly from said port is performed in the absence of storing said code to a memory location prior to said executing code directly (each of the child processes has access to the same program, data and/or variables, and thus can communicate among themselves. A parent process can update one or more data structures upon which child processes depend, Fig. 6, para [0072]).

Regarding claim 17, Gonzalez teaches a software program, wherein said software program comprises a step of temporarily pausing said executing a task of said second processor, and checking said port for potential input from said first processor (processing element 220 is a processor configured to execute applications. The processing element 220 includes a standard or native instruction set that provides a set of instructions that the processor element 220 is designed to recognize and execute, para [0039]).

Regarding claims 18 and 29, Gonzalez teaches a method, comprising: sending an input from a first processor to a second processor, wherein said second processor is inactive at time of said sending (parent process updates input data for child process. Wait flag is set to keep child process from executing (i.e. inactive but alert), Fig. 6, para [0072]); awakening said second processor to receive said input (child process wakes up and starts executing their code, Fig. 6, para [0072]); checking an input/output (I/O) register by said second processor to determine the source of said input (each processing node is associated with a unique node identifier or address by using a packet switched-like network to communicate information between at least two nodes by passing messages including such information, para [0060]); receiving said input by said second processor from said first processor; and responding to said input from said first processor by said second processor (processor network interface 240 receives a response packet, para [0043]).

Regarding claim 19, Gonzalez teaches wherein: said method is executed by a software loop (data cache 323 and instruction cache 324 are used to contain data and instructions, respectively, that the processing element 322 requires to perform its dedicated functionality, Fig. 3, para [0050]).

Regarding claim 20, Gonzalez teaches wherein: said awakening comprises a message header which is safe to throwaway after said awakening (data and instructions are communicated by message passing which includes a header, para [0060], processor network interface 240 strips the packet control information, para [0043]).

Regarding claim 21, Gonzalez teaches wherein: said checking comprises determining the status of read and write handshake status bits of adjacent processors (standard I/O interface 914 is an interface configured to handle standard I/O communication signals between chips or devices, Fig. 9, para [0085]).

Regarding claim 22, Gonzalez teaches wherein: said receiving is followed by lowering the read and write handshake status bits of said first processor and said second processor (standard I/O communication signals are communication signals that conform to commonly accepted industry or company standards, protocols, conventions, technology, or circuitry, Fig. 9, para [0085]).

Regarding claim 23, Gonzalez teaches wherein: said acting is followed by said second processor returning to an inactive mode (channels are established after the computational kernels are done executing. OS and other machine resources need only be involved in the creation of a channel and thereafter are not needed, para [0069]).

Regarding claim 24, Gonzalez teaches wherein: said awakening is caused by a multiple port read function (each of the child processes has access to the same program, data and variables, and thus can communicate among themselves. A parent process can update one or more data structures upon which child processes depend, para [0072]).

Regarding claim 25, Gonzalez teaches wherein: said awakening is caused by a pin (processors on the edges of the array may have links to processors and links to standard I/O devices, Fig. 1, para [0090], select between the input/output interface and the inter-processor interface based on a pin on the integrated circuit, para [0013]).

Regarding claim 26, Gonzalez teaches wherein: said receiving comprises reading said input as a data statement (processor network switch 327 allows data, instructions and other information to be communicated among an array of processing nodes, Fig. 3, para [0052]).

Regarding claim 27, Gonzalez teaches wherein: said method is located in ROM (processing element 220 is a processor configured to execute applications. The processing element 220 includes a standard or native instruction set that provides a set of instructions that the processor element 220 is designed to recognize and execute. These standard instructions are hard-coded into the silicon and cannot be modified, para [0039]).

- Please See Next Sheet -

WRITTEN OPINION OF THE
INTERNATIONAL SEARCHING AUTHORITY

International application No.
PCT/US 07/04082

Supplemental Box

In case the space in any of the preceding boxes is not sufficient.

Continuation of:
Box V.2. Citations and explanations:

Regarding claim 28, Gonzalez teaches wherein: said method is part of a boot up task in ROM (reset sequence mode, para [0071]).

Regarding claim 30, Gonzalez teaches a method for communicating between a plurality of computer processors, comprising: providing a first processor; providing a second processor, wherein said second processor is in an alert but inactive status (parent process updates input data for child process. Wait flag is set to keep child process from executing (i.e. inactive), Fig. 6, para [0072]); providing an I/O register for each of said plurality of computer processors (processor network interface 240 passes data to or from a memory mapped interface to read or write, para [0043]); sending an input from said first processor to said second processor, wherein said sending causes said second processor to change to an active status (parent process updates input data for child process. When wait flag is cleared to zero, child process wakes up, Fig. 6, para [0072]); reading the I/O register of said second processor to determine from which processor said input was sent (each processing node is associated with a unique node identifier or address by using a packet switched-like network to communicate information between at least two nodes by passing messages including such information, para [0060]); and directly executing said input by said second processor (child process wakes up and starts executing their code, Fig. 6, para [0072]).

Regarding claim 31, Gonzalez teaches reading said I/O register of said second processor an additional number of times to determine if additional inputs have been sent to said second processor; and executing said additional inputs by said second processor (data passing using software channels to send a stream of data from source to destination, para [0044]).

Regarding claim 32, Gonzalez teaches wherein: said additional inputs were sent from a third processor (processor network interface 240 receives data through the processor network switch 250 from the network of the array of processor nodes 140, and the processor network interface 240 transfers the data to the processing element 220 (i.e. input can come from any processor in the array), Fig. 1, para [0041]).

Regarding claim 33, Gonzalez teaches a processing system, comprising: an array of interconnected computer processors, wherein each processor further comprises:
an I/O register (processor network interface 240 passes data to or from a memory mapped interface to read or write, para [0043]); a communication port located on each of four sides of said processors (processor network interface 240 is a communication interface, Fig. 2, para [0041], the array of processor nodes 140 is a four by four array of processor nodes 150, Fig. 1, para [0034]); a sending mechanism for sending an input to other said processors; and a receiving mechanism for receiving an input from other said processors (information is communicated by message-passing among arrayed processor nodes, para [0060]); a monitoring mechanism in which each of said processors receiving said input can determine the source of said input (each processing node is associated with a unique node identifier or address by using a packet switched-like network to communicate information between at least two nodes by passing messages including such information, para [0060]); and an executing mechanism in which each of said processors receiving said input can respond to said input (processor network interface 240 receives a response packet, para [0043]).

Regarding claim 34, Gonzalez teaches wherein: said sending mechanism comprises a first port on a first processor sending the input, said first port being located adjacent to an intended receiving processor; and said receiving mechanism comprises a second port on said intended receiving processor, said second port being located adjacent to said first processor (Fig. 3, para [0048]-[0049]).

Regarding claim 35, Gonzalez teaches wherein: said receiving mechanism further comprises a latching mechanism to receive said input directly from said first port to said second port (read/write port is reserved for interacting with either the processor network switch 327, a local memory of a neighbor processor node or the processing element 322. Local memory 326 is designed to share data with other processor nodes, local memories and/or processing elements, Fig. 3, para [0056]-[0057]).

Regarding claim 36, Gonzalez teaches wherein: said monitoring mechanism of a first processor can suspend an active executing task of said first processor in order to determine if an input is attempting to be sent by a second processor (parent process updates input data for child process. Wait flag is set to keep child process from executing (i.e. suspended). When wait flag is cleared to zero, child process wakes up, Fig. 6, para [0072]).

Regarding claim 37, Gonzalez teaches wherein: said input is received by a receiving processor directly from a port of a sending processor (read/write port is reserved for interacting with either the processor network switch 327, a local memory of a neighbor processor node or the processing element 322. Local memory 326 is designed to share data with other processor nodes, local memories and/or processing elements, Fig. 3, para [0056]-[0057]).

Regarding claim 38, Gonzalez teaches wherein: said sending mechanism has the ability to send said input from one processor to a non-adjacent receiving processor (communications between a transmitting processor node 410 and the non-adjacent receiving processor node 320, Fig. 4, para [0058]).

Claims 1-38 have industrial applicability as defined by PCT Article 33(4) because the subject matter can be made or used in industry.